參數(shù)資料
型號: MC68HC05E16CFB
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
中文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
封裝: QFP-44
文件頁數(shù): 63/96頁
文件大小: 3045K
代理商: MC68HC05E16CFB
Freescale
8-12
MC68HC05SR3
CPU CORE AND INSTRUCTION SET
8
8.3.4
Extended
In the extended addressing mode, the effective address of the argument is contained in the two
bytes following the opcode byte. Instructions with extended addressing mode are capable of
referencing arguments anywhere in memory with a single three-byte instruction. When using the
Freescale assembler, the user need not specify whether an instruction uses direct or extended
addressing. The assembler automatically selects the short form of the instruction.
EA = (PC+1):(PC+2); PC
← PC+3
Address bus high
← (PC+1); Address bus low ← (PC+2)
8.3.5
Indexed, no offset
In the indexed, no offset addressing mode, the effective address of the argument is contained in
the 8-bit index register. This addressing mode can access the first 256 memory locations. These
instructions are only one byte long. This mode is often used to move a pointer through a table or
to hold the address of a frequently referenced RAM or I/O location.
EA = X; PC
← PC+1
Address bus high
← 0; Address bus low ← X
8.3.6
Indexed, 8-bit offset
In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of
the unsigned 8-bit index register and the unsigned byte following the opcode. Therefore the
operand can be located anywhere within the lowest 511 memory locations. This addressing mode
is useful for selecting the mth element in an n element table.
EA = X+(PC+1); PC
← PC+2
Address bus high
← K; Address bus low ← X+(PC+1)
where K = the carry from the addition of X and (PC+1)
8.3.7
Indexed, 16-bit offset
In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of
the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address
mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction
allows tables to be anywhere in memory. As with direct and extended addressing, the Freescale
assembler determines the shortest form of indexed addressing.
EA = X+[(PC+1):(PC+2)]; PC
← PC+3
Address bus high
← (PC+1)+K; Address bus low ← X+(PC+2)
where K = the carry from the addition of X and (PC+2)
TPG
64
05SR3.Book Page 12 Thursday, August 4, 2005 1:08 PM
相關(guān)PDF資料
PDF描述
MCM69P817ZP3 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P818ZP4 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P818ZP4R 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P737TQ4R 128K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P819TQ4R 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05E16CFU 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16FB 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E16FU 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MC68HC05E5 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05E5DW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification