- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354437 > MC68HC05E16CFB (MOTOROLA INC) 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM PDF資料下載
參數(shù)資料
| 型號： | MC68HC05E16CFB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| 中文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 42/96頁 |
| 文件大?。?/td> | 3045K |
| 代理商： | MC68HC05E16CFB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
MC68HC05SR3
Freescale
6-1
TIMER
6
TIMER
This section describes the operation of the 8-bit count-down timer in the MC68HC05SR3.
6.1
Timer Overview
The MC68HC05SR3 timer block diagram is shown in Figure 6-1. The timer contains a single 8-bit
software programmable count-down counter with a 7-bit software selectable prescaler. The
counter may be preset under software control and decrements towards zero. When the counter
decrements to zero, the timer interrupt flag (TIF bit in Timer Control Register, TCR) is set. Once
timer interrupt flag is set, an interrupt is generated to the CPU only if the TIM bit in the TCR and
I-bit in the CCR are cleared. When a interrupt is recognized, after completion of the current
instruction, the processor proceeds to store the appropriate registers on the stack and then
fetches the timer interrupt vector from locations $1FF6 and $1FF7.
The counter continues to count after it reaches zero, allowing the software to determine the
number of internal or external clocks since the timer interrupt flag was set. The counter may be
read at any time by the processor without disturbing the count. The contents of the counter
become stable prior to the read portion of a cycle and do not change during the read. The timer
interrupt flag remains set until cleared by the software. If a write occurs before the timer interrupt
is served, the interrupt is lost. The timer interrupt flag may also be used as a scanned status bit in
a non-interrupt mode of operation.
The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, 1,
2 (PR0, PR1, PR2) of TCR are programmed to choose the appropriate prescaler output which is
used as the 8-bit counter clock input. The processor cannot write into or read from the prescaler;
however, its contents can be cleared to all zeros by writing to the PRER bit in the TCR. This will
allow for truncation-free counting.
The input clock for the timer sub-system is selectable from internal, external, or a combination of
internal and external sources. The TCEX and TINE bits in the Timer Control Register selects the
timer input clock.
TPG
45
05SR3.Book Page 1 Thursday, August 4, 2005 1:08 PM
相關PDF資料 |
PDF描述 |
|---|---|
| MCM69P817ZP3 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P737TQ4R | 128K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P819TQ4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05E16CFU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E5DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。