- 您現在的位置：買賣IC網 > PDF目錄354437 > MC68HC05E16CFB (MOTOROLA INC) 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM PDF資料下載
參數資料
| 型號： | MC68HC05E16CFB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| 中文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數： | 48/96頁 |
| 文件大?。?/td> | 3045K |
| 代理商： | MC68HC05E16CFB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
Freescale
7-2
MC68HC05SR3
ANALOG TO DIGITAL CONVERTER
7
7.1
ADC Operation
As shown in Figure 7-1, the ADC consists of an analog multiplexer, an 8-bit digital to analog
capacitor array, a comparator and a successive approximation register (SAR).
There are eight options that can be selected by the multiplexer; the AN0 to AN3 input pins, VRH,
VRL, (VRH+VRL)/4, or (VRH+VRL)/2. Selection is done via the CHx bits in the ADC Status and
Control Register. AN0 to AN3 are input points for ADC conversion operations; the others are
reference points which can be used for test purposes. The converter uses VRH and VRL as
reference voltages. An input voltage equal to or greater than VRH converts to $FF. An input voltage
equal to or less than VRL, but greater than VSS, converts to $00. Maximum and minimum ratings
must not be exceeded. Each analog input source should use VRH as the supply voltage and should
be referenced to VRL for the ratiometric conversions. To maintain full accuracy of the ADC, the
following should be noted:
1) VRH should be equal to or less than VCC;
2) VRL should be equal to or greater than VSS but less than maximum
specifications; and
3) VRH–VRL should be equal to or greater than 4 Volts.
The ADC reference inputs (VRH and VRL) are applied to a precision internal digital to analog
converter. Control logic drives this D/A converter and the analog output is successively compared
with the selected analog input sampled at the beginning of the conversion. The conversion is
monotonic with no missing codes.
The result of each successive comparison is stored in the successive approximation register
(SAR) and, when the conversion is complete, the contents of the SAR are transferred to the
read-only ADC Data Register ($0F), and the conversion complete flag, COCO, is set in the
ADC Status and Control Register ($0E).
Warning: Any write to the ADC Status and Control Register will abort the current conversion,
reset the conversion complete flag (COCO) and a new conversion starts on the
selected channel.
At power-on or external reset, both the ADRC and ADON bits are cleared, thus the ADC is
disabled.
TPG
50
05SR3.Book Page 2 Thursday, August 4, 2005 1:08 PM
相關PDF資料 |
PDF描述 |
|---|---|
| MCM69P817ZP3 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P737TQ4R | 128K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P819TQ4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68HC05E16CFU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E5DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。