- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354437 > MC68HC05E16CFB (MOTOROLA INC) 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05E16CFB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| 中文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁(yè)數(shù)： | 46/96頁(yè) |
| 文件大小： | 3045K |
| 代理商： | MC68HC05E16CFB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)
Freescale
6-4
MC68HC05SR3
TIMER
6
PR2:PR0
These three bits enable the program to select the division ratio of the prescaler. On reset, these
three bits are set to “100”, which corresponds to a division ratio of 16.
6.3
Timer Data Register (TDR)
The TDR is a read/write register which contains the current value of the 8-bit count-down timer
counter when read. Reading this register does not disturb the counter operation.
6.4
Operation during Low Power Modes
The timer ceases counting in STOP mode. When STOP mode is exited by an external interrupt
(IRQ or IRQ2), the internal oscillator will resume its operation, followed by internal processor
stabilization delay. The timer is then cleared to zero and resumes its operation. The TIF bit in the
TCR will be set. To avoid generating a timer interrupt when exiting STOP mode, it is recommended
to set the TIM bit prior entering STOP mode. After exiting STOP mode TIF bit can then be cleared.
The CPU clock halts during the WAIT mode, but the timer remains active. If the interrupts are
enabled, the timer interrupt will cause the processor to exit the WAIT mode.
PR2
PR1
PR0
Divide Ratio
00
0
1
00
1
2
01
0
4
01
1
8
10
0
16
10
1
32
11
0
64
11
1
128
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$08
TD7
TD6
TD5
TD4
TD3
TD2
TD1
TD0
1111 1111
TPG
48
05SR3.Book Page 4 Thursday, August 4, 2005 1:08 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM69P817ZP3 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P737TQ4R | 128K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P819TQ4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05E16CFU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E16FU | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MC68HC05E5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E5DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。