- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90503 (Zarlink Semiconductor Inc.) 2048VC AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90503 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 2048VC AAL1 SAR |
| 中文描述： | 2048VC AAL1特區(qū) |
| 文件頁數(shù)： | 100/233頁 |
| 文件大?。?/td> | 1341K |
| 代理商： | MT90503 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁當(dāng)前第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁
MT90503
Data Sheet
100
Zarlink Semiconductor Inc.
5.0 Memory
5.1 Memory Overview
The MT90503 requires external memory for two purposes: control and data memory. The control memory contains
information required for: TX_SARs and RX_SARs control structures, transmission schedulers, look up values to
map VCs to RX structures. The control memory also stores data cell FIFO’s. CAS buffers and clock recovery data is
also stored in the control memory. The data memory is employed to store network traffic data for a maximum of
2048 bi-directional TDM channels.
The MT90503 interfaces with the external Data SSRAM via the following pins: 19 address pins (dmem_a), 4
memory bank/chip selection pins (dmem_cs), 16 data pins, (dmem_d), 2 parity pins (dmem_par), 1 R/W(low) pin
used for late write memories (dmem_rw), 2 data memory byte write select pins (dmem_bws) and a memory clock
(mem_clk). The external Control SSRAMs interface pins: 19 address pins (cmem_a), cmem_a[18] can be
configured as a: memory bank/chip selection pin (cmem_cs[1]) or an address pin cmem_a[18], 1 dedicated
memory bank/chip selection pin (cmem_cs[0]), 16 data pins, (cmem_d), 1 R/W(low) pin used for late write
memories (cmem_rw), 2 control memory byte write select pins (cmem_bws).
The data memory supports up to 4 memory banks up to 512 k words per bank determining a data memory limit of
4 MB. The data memory clock speed gamut is 40 MHz to 80 MHz. Note: recommended mem_clk speed is 80 MHz.
The option of a reduced memory capability is also supported. The following SSRAM sizes can be employed:
128 kB, 256 kB, 512 kB and 1 MB. The data bus consists of 18 data bits where two data bits are dedicated as parity
bits. The parity bits are used to detect underruns in the circular buffers generated on the ATM link and data error
detection. The parity check can be disabled to permit non-parity memory compatibility. The MT90503 supports 1, 2,
3 or 4 banks of external memory, each bank having a total capacity ranging from 64 k x 18 bits to 512 k x 18 bits.
Therefore the MT90503 can operate with external memory ranging from 128 kB to 4 MB. The above data memory
configuration is initialised via: Data Memory Parity 0 Register, Data Memory Parity 1 Register and Data Memory
Configuration Register (0248h, 024Ah & 024Ch respectively).
The control memory maximum capacity is 512 k words and supports 2 memory banks. The reduced memory
capability is supported in the same manner as the data memory. However, if all 19 address bits are employed then
the use of 1 memory bank is permitted. Therefore the MT90503 can operate with external control memory ranging
from 128 kB to 1 MB. The MT90503 dose not use the parity bits supplied by the control memory. Parity bits can be
generated within the MT90503 and are used for error detection. The above control memory configuration is
initialised via: Control Memory Parity 0 Register, Control Memory Parity 1 Register and Control Memory
Configuration Register (0240h, 0242h & 0244h respectively).
The MT90503 supports both Pipelined and Flow Through SSRAM employing either: ‘normal’ or ‘Zero Bus
Turnaround’ (ZBT) operation. When PECL clock is employed ‘Late-Write’ is supported in ‘normal’ operation.
The memory clock (mem_clk) interface must be configured to either PECL or TTL. The interface can be initialised
via the ‘CPU Control Register’ address 0100h.
The external memory controller can interface with several types of SSRAM, but they must support synchronous bus
enabling. The SSRAM chip must only enable its data output buffers one cycle after a read (two for pipelined
SSRAM), irrespective of the state of the asynchronous output enable pin. A read is indicated by mem_rw high and
the appropriate mem_cs asserted. The SSRAM can be a registered input type (Synchronous, Synchronous Flow
through or Synchronous Burst) or a registered input/output type (Synchronous pipelined). Although the MT90503
uses synchronous access feature of the memory, it does not use the burst access feature of the memory.
Specific Synchronous SRAM devices may require a turnaround cycle with respect to the bidirectional data bus. The
MT90503 can be configured to insert a turnaround cycle between read access and write access. A turnaround
cycle can be inserted between read access and read access to other memory banks. The turnaround cycle
configuration is initialised via: Control Memory Configuration Register and Data Memory Configuration Register
(0244h & 024Ch respectively). It should be noted that turnaround cycles restrict the memory bandwidth and
therefore the operation MT90503. Maximum throughput is achieved with full clock speed on MCLK and without
pipelined synchronous RAM and turnaround cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90503AG | CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes |
| MT90520 | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90503AG | 制造商:Microsemi Corporation 功能描述: |
| MT90520 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。