- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄85117 > S1C7XXXB00E10C 16-BIT, 90 MHz, RISC MICROCONTROLLER, PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C7XXXB00E10C |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 90 MHz, RISC MICROCONTROLLER, PBGA |
| 文件頁(yè)數(shù)： | 137/196頁(yè) |
| 文件大?。?/td> | 1650K |
| 代理商： | S1C7XXXB00E10C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)當(dāng)前第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)
5 INSTRUCTION SET
S1C17 FAMILY S1C17 CORE MANUAL
EPSON
5-19
For jpr %rb
jpr
%rb
A signed 24-bit relative value is specified for rb.
The jump address is configured as follows:
{rb(23:1), 0}
23
S
D(23:1)
0
1
%rb
0
X
0
Current address
PC
Branch destination address
PC
+
2
+
The least significant bit in the rb register is always handled as 0.
The range of addresses to which jumped is (PC - 8,388,606) to (PC + 8,388,608).
The above range of addresses to which jumped is a theoretical value, and is actually limited by the range of
memory areas used.
Branch conditions
The jpr instruction is an unconditional jump instruction that always cause the program to branch.
Instructions with names beginning with jr are conditional jump instructions for which the respective branch
conditions are set by a combination of flags, so that only when the conditions are satisfied do they cause the
program to branch to a specified address. The program does not branch unless the conditions are satisfied.
The conditional jump instructions basically use the result of the comparison of two values by the cmp instruc-
tion to determine whether to branch. For this reason, the name of each instruction includes a character that rep-
resents relative magnitude.
The types of conditional jump instructions and branch conditions are listed in Table 5.8.1.1.
Table 5.8.1.1 Conditional Jump Instructions and Branch Conditions
jrgt
jrge
jrlt
jrle
jrugt
jruge
jrult
jrule
jreq
jrne
Greater Than
Greater or Equal
Less Than
Less or Equal
Unsigned, Greater Than
Unsigned, Greater or Equal
Unsigned, Less Than
Unsigned, Less or Equal
Equal
Not Equal
Instruction
Flag condition
!Z & !(N ^ V)
!(N ^ V)
N ^ V
Z | (N ^ V)
!Z & !C
!C
C
Z | C
Z
!Z
Comparison of A:B
A > B
A
≥ B
A < B
A
≤ B
A > B
A
≥ B
A < B
A
≤ B
A = B
A
≠ B
Remark
Used to compare
signed data
Used to compare
unsigned data
Comparison of A:B made when “cmp A,B”
(2) Absolute jump instructions
The absolute jump instruction jpa causes the program to unconditionally branch to the location indicated by
the content of a specified general-purpose register (rb) or an immediate imm7 (can be extended to imm20 or
imm24
using the ext instruction) as the absolute address. When the content of the rb register or the immediate
is loaded into the PC, its least significant bit is always made 0.
23
D(23:1)
0
1
rb
X
0
Branch destination address
PC
jpa %rb
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72361AR6TC | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| ST72361AR7TA | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| S-7750C73XX-HCT1 | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA16 |
| SAF-XE164G-96F66L | 16-BIT, FLASH, MICROCONTROLLER, PQFP100 |
| ST72321B(R7)TA/XXXRE | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C88349 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88649 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88650 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88655 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88816 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。