- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄85117 > S1C7XXXB00E10C 16-BIT, 90 MHz, RISC MICROCONTROLLER, PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C7XXXB00E10C |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 90 MHz, RISC MICROCONTROLLER, PBGA |
| 文件頁(yè)數(shù)： | 12/196頁(yè) |
| 文件大?。?/td> | 1650K |
| 代理商： | S1C7XXXB00E10C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)
7 DETAILS OF INSTRUCTIONS
S1C17 FAMILY S1C17 CORE MANUAL
EPSON
7-45
jrugt
sign7
jrugt.d sign7
Function
Conditional PC relative jump (for judgment of unsigned operation results)
Standard)
pc
← pc + 2 + sign7 × 2 if !Z&!C is true
Extension 1) pc
← pc + 2 + sign21 if !Z&!C is true
Extension 2) pc
← pc + 2 + sign24 if !Z&!C is true
Code
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0 0 0 0 1 0 1 0 0
sign7
jrugt
|
0 0 0 0 1 0 1 0 1
sign7
jrugt.d
|
Flag
IL IE
C
V
Z
N
– – – – – –
|
Mode
Signed PC relative
CLK
jrugt
Two cycles (when not branched), Three cycles (when branched)
jrugt.d
Two cycles
Description (1) Standard
jrugt
sign7 ; = "jrugt sign8", sign7 = sign8(7:1), sign8(0)=0
If the condition below has been met, this instruction doubles the signed 7-bit immediate sign7
and adds it to the PC (PC + 2) for branching the program flow to the address. It does not branch
if the condition has not been met.
Z flag = 0 and C flag = 0 (e.g. “A > B” has resulted by cmp A,B)
The sign7 specifies a word address in 16-bit units.
The sign7 (
×2) allows branches within the range of PC - 126 to PC + 128.
(2) Extension 1
ext
imm13 ; = sign21(20:8)
jrugt
sign7 ; = "jrugt sign21", sign7 = sign21(7:1), sign21(0)=0
The ext instruction extends the displacement to be added to the PC (PC + 2) into signed 21
bits using its 13-bit immediate data imm13. The sign21 allows branches within the range of PC
- 1,048,574 to PC + 1,048,576.
(3) Extension 2
ext
imm13 ; imm13(2:0)= sign24(23:21)
ext
imm13 ; = sign24(20:8)
jrugt
sign7 ; = "jrugt sign24", sign7 = sign24(7:1), sign24(0)=0
The ext instructions extend the displacement to be added to the PC (PC + 2) into signed 24
bits using their 13-bit immediates (imm13
× 2). The sign24 allows branches within the range of
PC - 8,388,606 to PC + 8,388,608.
(4) Delayed branch (d bit (bit 7) = 1)
jrugt.d
sign7
For the jrugt.d instruction, the next instruction becomes a delayed slot instruction. A delayed
slot instruction is executed before the program branches. Interrupts are masked in intervals
between the jrugt.d instruction and the next instruction, so no interrupts occur.
Example
cmp
%r0,%r1
; r0 and r1 contain unsigned data.
jrugt
0x2
; Skips the next instruction if r0 > r1.
Caution
When the jrugt.d instruction (delayed branch) is used, be careful to ensure that the next
instruction is limited to those that can be used as a delayed slot instruction. If any other instruction
is executed, the program may operate indeterminately. For the usable instructions, refer to the
instruction list in the Appendix.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72361AR6TC | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| ST72361AR7TA | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| S-7750C73XX-HCT1 | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA16 |
| SAF-XE164G-96F66L | 16-BIT, FLASH, MICROCONTROLLER, PQFP100 |
| ST72321B(R7)TA/XXXRE | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C88349 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88649 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88650 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88655 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88816 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。