- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT9072AB (ZARLINK SEMICONDUCTOR INC) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | MT9072AB |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | DATACOM, FRAMER, PQFP208 |
| 封裝： | 28 X 28 MM, 1.40 MM HEIGHT, MS-026BJB, LQFP-208 |
| 文件頁數(shù)： | 60/275頁 |
| 文件大?。?/td> | 3738K |
| 代理商： | MT9072AB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁
MT9072
Data Sheet
60
Zarlink Semiconductor Inc.
7.2.1 E1 Data Link (DL) Pin Access
The pin (TxDL, TxDLC, RxDL and RxDLC) enable bits Sa4SS to Sa8SS of control register address Y08 determine
the type of data link access enabled. A ’01’ code enables the corresponding data link (DL) bits to be sourced to and
from the RxDL and TxDL pins, by enabling the corresponding pulses in either gapped clocks or enable low signals
provided at the RxDLC and TxDLC pins. The option of either gapped clock or enable signal is selected by control bit
DLCK (register address Y08). The data link bits are transmitted on and received from the PCM30 link, in the
national bit (Sa4 to Sa8) positions (four to eight of timeslot zero) of the Non-Frame Alignment Signal (NFAS)
frames. The gapped clock rate will be either 4, 8, 12, 16 or 20 kb/s, and will depend on the number of Sa bits
enabled by SA#SS bits (register Y08). Similarly the enable pulse width(s) will also depend on the number of Sa bits
enabled.
7.2.1.1 E1 Data Link (DL) Pin Data Transmitted on PCM30
Data to be transmitted onto the line in the S
a
bit position is clocked in from the TxDL pin with the TxDLC clock.
Although the aggregate clock rate equals the bit rate, it has a nominal pulse width of 244 ns, and it clocks in the
TxDL as if it were a 2.048 Mbit/s data stream. The clock can only be active during bit times 4 to 0 of the ST-BUS
frame. The TxDL input signal is clocked into the MT9072 by the falling edge of TxDLC which occurs about 3/4 into
the ST-BUS bit cell. If DL bits are selected to be accessed through the DL pins, then all other programmed functions
for those S
a
bit positions are overridden. See Figures 59 & 60 for timing requirements.
7.2.1.2 E1 Data Link (DL) Pin Data Received on PCM30 - With No Elastic Buffer
The RxDLC clock and enable signal is derived from the receive extracted clock (EXCLi) and is aligned with the
receive data link output RxDL. The HDB3 decoded receive data, at 2.048 Mbit/s, is clocked out of the device on the
RxDL pin with the falling edge of EXCLi. In order to facilitate the attachment of this data stream to a Data Link
controller, the clock signal RxDLC consists of positive pulses, of nominal width of 244 ns, during the S
a
bit cell times
that are selected for the data link, with the rising edge aligned with the middle of the bit cell. No DL data will be lost
or repeated when a receive frame slip occurs as the DL data does not pass through the elastic buffer. The output
signal at the RxDLC pin may be either a clock or an enable signal as programmed by the DLCK control bit (register
address Y08). See Figures 62 & 63 for timing requirements.
7.2.1.3 E1 Data Link (DL) Pin Data Received on PCM30 - With Elastic Buffer
In this case, the TxDLC pin is used for both DL data transmitted on the PCM30 link and DL data received on the
PCM30 link. However, instead of using the non-buffered data output at the RxDL pin, the buffered DSTo output data
is used. The clock at the TxDLC pin clocks data from the DSTo ST-BUS stream into an external controller, or the
enable signal at the TxDLC pin enables a 2.048 Mbit/s clock which clocks data from the DSTo ST-BUS stream into
an external controller. Since a common clock is used for both transmit and receive, a simpler data controller may be
used such as the MT8952B. However, DL data will be lost or repeated when a receive frame slip occurs, as the DL
data does pass through the elastic buffer. See Figures 59 - 60 for timing requirements.
7.2.2 E1 Data Link (DL) National Bit Buffer Access
When the National Bit Buffer transmit data registers access is enabled, the settings of 40 data bits in 5 registers
(address YB0-YB4) determine the Data Link (DL) output on the PCM30 link corresponding to bit positions Sa4-8
over one complete CRC-4 Multiframe. The CRC-4 alignment status bit CALN (register address Y11) and
corresponding maskable interrupt status bit CALNI (register address Y36) indicate the beginning of every received
CRC-4 multiframe. Data for DL transmission should be written to the National Bit Buffer transmit data registers
immediately following the CALN status indication (during basic frame 0) and before the start of basic frame 1.
Table 18 illustrates the organization of the MT9072 transmit and receive national bit buffers. Each row is an
addressable byte of the MT9072 national bit buffer, and each column contains the national bits of an odd numbered
frame of each CRC-4 Multiframe. The transmit and receive national bit buffers are located at addresses YB0 to YB4
and YC0 to YC4 respectively.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
| MT90820AL | Large Digital Switch |
| MT90820AL1 | Large Digital Switch |
| MT90823AL1 | 3V Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9072AV | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays |
| MT9072AV2 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays |
| MT90732 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
| MT90732AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
| MT90733 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS DS3 Framer (DS3F) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。