參數(shù)資料
型號(hào): MCIMX507CVM8B
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PBGA400
封裝: 17 X 17 MM, 0.5 MM PITCH, ROHS COMPLIANT, PLASTIC, MABGA-400
文件頁(yè)數(shù): 24/120頁(yè)
文件大?。?/td> 1980K
代理商: MCIMX507CVM8B
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
i.MX50 Applications Processors for Consumer Products, Rev. 0
12
Freescale Semiconductor
Modules List
eSDHCv3-3
(eMMC 4.4)
Ultra-High-
Speed
Multi-Media
Card/
Secure Digital
card host
controller, ver. 3
Master
Connectivity
Peripherals
Ultra High-Speed eSDHC, enhanced to support eMMC 4.4 standard
specification, for 832 Mbps.
IP is backward compatible to eSDHCv2 IP. See complete features listing in
eSDHCv2 entry below.
Port 3 is specifically enhanced to support eMMC 4.4 specification, for double
data rate (832 Mbps, 8-bit port).
eSDHCv2-1
eSDHCv2-2
eSDHCv2-4
Enhanced
Multi-Media
Card/
Secure Digital
Host Controller,
ver. 2
In Enhanced Multi-Media Card/Secure Digital Host Controller the Ports 1, 2,
and 4 are compatible with the MMC System Specification version 4.3, full
support
The generic features of the eSDHCv2 module, when serving as SD/MMC
host, include the following:
Can be configured either as SD/MMC controller
Supports eSD and eMMC standard, for SD/MMC embedded type cards
Conforms to SD Host Controller Standard Specification version 2.0, full
support
Compatible with the SD Memory Card Specification version 1.1
Compatible with the SDIO Card Specification version 1.2
Designed to work with SD Memory, miniSD Memory, SDIO, miniSDIO, SD
Combo, MMC and MMC RS cards
Configurable to work in one of the following modes:
—SD/SDIO 1-bit, 4-bit
—MMC 1-bit, 4-bit, 8-bit
Full/High speed mode
Host clock frequency variable between 32 kHz to 52 MHz
Up to 200 Mbps data transfer for SD/SDIO cards using four parallel data
lines
Up to 416 Mbps data transfer for MMC cards using eight parallel data lines
FEC
Fast Ethernet
Controller
Master
Connectivity
Peripherals
The Ethernet Media Access Controller (MAC) is designed to support both
10 Mbps and 100 Mbps Ethernet/IEEE Std 802.3 networks. An external
transceiver interface and transceiver function are required to complete the
interface to the media.
GPIO-1
GPIO-2
GPIO-3
GPIO-4
GPIO-5
GPIO-6
General
Purpose I/O
Modules
Slave
Connectivity
Peripherals
These modules are used for general purpose input/output to external ICs.
Each GPIO module supports up to 32 bits of I/O.
GPT
General
Purpose Timer
Timer
Peripherals
Each GPT is a 32-bit free-running or set and forget mode timer with a
programmable prescaler and compare and capture register. A timer counter
value can be captured using an external event, and can be configured to
trigger a capture event on either the leading or trailing edges of an input pulse.
When the timer is configured to operate in “set and forget” mode, it is capable
of providing precise interrupts at regular intervals with minimal processor
intervention. The counter has output compare logic to provide the status and
interrupt at comparison. This timer can be configured to run either on an
external clock or on an internal clock.
Table 4. i.MX50 Digital and Analog Modules (continued)
Block
Mnemonic
Block Name
Subsystem
Brief Description
相關(guān)PDF資料
PDF描述
MCIMX512DJM8C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX513DJM8C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX515CJM6C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX512CJM6C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX515DJM8C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX508CVK8A 制造商:Freescale Semiconductor 功能描述:CODEX 13MM W/2025D - Bulk
MCIMX508CVK8B 功能描述:處理器 - 專門應(yīng)用 Codex 1.1 13mm RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX508CVK8BR2 功能描述:處理器 - 專門應(yīng)用 Codex 1.1 13mm RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX508CVM8B 功能描述:處理器 - 專門應(yīng)用 Codex Rev 1.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX508CVM8BR2 功能描述:處理器 - 專門應(yīng)用 Codex Rev 1.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432